

FIG. 1




FIG. 2




FIG. 3

FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6A




FIG. 6B





FIG. 6C






FIG. 7




FIG. 7A

800




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14A






FIG. 14B

{from 314, FIG. 3}



{from 204, FIG. 3}

FIG. 15




FIG. 15A




FIG. 15B

FIG. 16A




FIG. 16B





FIG. 16C






FIG. 17




FIG. 18




FIG. 18A





FIG. 19






FIG. 20A




FIG. 20B




FIG. 20C





FIG. 20D

FIG. 21






FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27

FIG. 28 is a block diagram of an integrated circuit chip 2802, which includes a plurality of parallel processing channels 2804a, 2804b, ..., 2804n. Each channel 2804a includes a Data Path 2808a, a Phase Path 2810a, an Interpolator Control Module 2812a, a ϕ -Interpolator 2814, and a Sampling Signal Generator 2806a. A Signal Set Generator 2220 is connected to the ϕ -Interpolators 2814 of all channels. A Master Timing Generator 2114 is connected to the Sampling Signal Generators 2806a, 2806b, ..., 2806n. The chip 2802 is also connected to a clock input 2104a, 2104b, ..., 2104n and a clock output 2116.




FIG. 28




FIG. 29




FIG. 30

Example Router

3100 →




FIG. 31

3200




FIG. 32

3300




FIG. 33